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The growth of a Si/Si,-,Ge,/Si heterostructure at high Ge fractions was investigated by an 
ultraclean low-pressure chemical vapor deposition using SiH, and GeH, gases in the 
temperature range of 450-650 “C. It was found that a lowering of the deposition temperatures of 
the Si,-,GeX and Si capping layers is necessary with the increasing Ge fraction in order to 
prevent island growth of the layer during deposition. For a Ge fraction around 0.2, atomically 
flat surfaces and interfaces can be obtained by depositing Si,-,Ge, and Si capping layers at 
550 “C. For higher Ge fractions, even much lower deposition temperatures are suitable, namely 
450 “C for a S&Gee, layer and 500 “C for a S&Ge,,, layer, respectively, with a Si capping layer 
deposited at temperatures of 550 “C or less. Nevertheless, the degradation of the Si,,,Gea., layer 
with the capping layer was not observed even after a wet oxidation at 700 “C. 
The growth of the Si/Si,-,GedSi heterostructure at 
low-temperatures has attracted interest for utilizing the im- 
proved hole mobility in metal oxide semiconductor (MOS) 
devicesle3 as well as in heterojunction bipolar transistors.” 
As a growth method, chemical vapor deposition (CVD) 
offers many advantages, such as high throughput, in situ 
doping, and selective deposition. Recently, improvements 
in the quality of gases and CVD equipment enabled low- 
temperature epitaxial growth processing.‘-’ For excellent 
Si, _,Ge,-channel MOS devices, high Ge fractions in the 
strained Si, +Ge, layer are necessary. But devices with an 
expected good performance have been fabricated only for 
Si,-,Ge, layers with x around 0.25 or less, deposited by 
using CVD. i12 At a higher Ge fraction, it has been consid- 
ered that the heterojunction is degrading by island growth 
as well as by the generation of misfit dislocations due to the 
larger mismatch between the Si and Si,_,Ge, layers.’ 
However, little is known about planar growth conditions 
and Ge redistribution at high Ge fractions in CVD pro- 
cesses. 
( 100) surfaces. The wafers were cleaned in several cycles 
In this work, the low-temperature growth process of 
the Si/Si, -,Ge,/Si heterostructure has been optimized us- 
ing an ultraclean hot-wall low-pressure CVD system,7 
achieving Si/Si, I ,Ge,/Si heterostructures with atomically 
flat surfaces and interfaces for high Ge fractions. With gate 
valves and~a turbomolecular pump system, the CVD sys- 
tem is ultrahigh vacuum compatible. In order to minimize’ 
air-contamination in the reactor during the wafer load and 
unload, a Nz purged transfer chamber was combined with 
the reactor inlet. The typical process sequence for the het- 
erostructure growth is shown in Fig. 1. The substrates used 
were n-type Si wafers of l-3 0 cm with mirror polished 
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in a 4:l solution of H,SO,, high-purity DI water, and 1% 
HF with a final rinse in DI water, and loaded into the 
transfer chamber. In order to avoid any contamination 
from the exhaust line in the reactor, the wafers were trans- 
ported into the reactor at a reactor temperature of about 
100 YC under ultraclean Ni atmosphere through the trans- 
fer chamber. While purging with high-purity H, the reac- 
tor was heated up to the deposition temperature. During 
vacuum pumping, purge gas was always flowing. All three 
layers of the Si/Si, -,GedSi sandwich were grown by ther- 
mal decomposition of SiH, and GeH4. A Si buffer layer 
was deposited at 750 “C on the Si substrate. By this 
method, oxygen and carbon pileup at the interface between 
the deposited layer and the Si substrate can be reduced 
below 5 X 10” cmM2.s The strained Si, -,Ge, layer, with a 
typical thickness of 7 nm, was deposited at rather low 
temperatures between 450 and 550 “C!. Finally, on the top 
of this heterostructure, a lo-nm-thick Si capping layer was 
deposited at temperatures between 500 and 650 “C. For the 
deposition of the Si, -,Ge’; and the Si capping layers, the 
total gas pressure was about 25 Pa, and the partial pres- 
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FIG. 1. Typical process sequence for the Si/Si&ee7/Si heterostructure 
growth by ultraclean hot-wall low-pressure CVD. 
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FIG. 2. SEM surface morphology of Si/Si,-,GedSi heterostructures, 
where the Si,-,Ge, layer was deposited at 550 “C The Ge fraction x and 
the Si capping layer deposition temperature have been varied: (a) 0.2, 
65O”C, (b) 0.5, 650°C. (c) 0.2, 550°C and (d) 0.5, 550°C. The depo- 
sition rates of Sic 8Gea,z and Si,,,Ge, 5 layers were 9.7 and 17 nm/min and 
those at 650 and 550°C for the capping layers were 15 and 0.43 nm/min, 
respectively. 
sures of SiH, and GeH, were in the range l-l.4 and 0.03- 
0.75 Pa, respectively, with H2 or Ar as the carrier gas. 
Here, the moisture level of the N?, H,, Ar, and SiH4 gases 
was 10 ppb or less, and that of GeH, was 23 ppb or less at 
the reactor inlet. 
The surface roughness was observed by the scanning 
electron microscope (SEM) and scanning tunneling micro- 
scope (STM). The Ge distribution in these structures was 
measured by x-ray photoelectron spectroscopy (XPS). The 
Ge fraction x of the 7-nm-thick Sii-,Ge, layers in the 
heterostructure was estimated from the lattice constant of 
a thicker relaxed Si, -xGe, layer deposited under the same 
deposition conditions, determining the lattice constant by 
x-ray diffractometry. Here, it was confirmed that the Ge 
fraction x in the heterostructure is nearly equal to that in 
the thicker relaxed Si,-,Ge, layer, based on the experi- 
mental result of Raman spectroscopy that the ratio of in- 
tensities of the Ge-Ge peak to the Ge-Si peak for the het- 
erostructure is the same as that for the thicker relaxed 
Si,-,Ge, layer within an error of 10% for x=0.7. The 
crystal quality of the heterostructure was evaluated by 
electron diffraction. 
The influence of the deposition temperature used for 
the Si capping layer and of the Ge fraction in the hetero- 
structure on the surface morphology is shown in Fig. 2. A 
higher temperature during Si capping layer deposition re- 






FIG. 3. STM surface morphology of Si/Sia,,Gea,,/Si heterostructures, 
where the Si capping layer was deposited at 500 “C. The S&,,Ge,, depo- 
sition temperature was (a) 500 “C and (b) 450 “C. The deposition rates of 
Sia,,Gec, layers at 500 and 450 “C and a capping layer were 22, 3.7, and 
0.11 nm/min, respectively. 
suits in a rough surface, although the deposition tempera- 
ture of the Si,-,Ge,Y layer is not varied. This means that 
island growth of the Si,-,Ge, layer can occur even after 
the Si,-.Ge, layer deposition. The islanding increases with 
the Ge fraction. It should be noted that the islanding 
shown in Fig. 2(d) occurred during the Si, -xGe, layer 
deposition at 550 “C. It has been reported that the mobility 
of MOS devices with a Sio,,Ge,4 channel is lower than that 
with a Si0.,GeoV3 channel, where both heterostructures were 
grown at around 600 “C.’ This fact could be caused by 
island growth of the Sie,Geo,, layer. Our results, men- 
tioned above, clearly show that lowering the deposition 
temperatures of the Si,-,Ge, and the Si capping layers is 
necessary with the increasing Ge fraction to prevent an 
island growth of the heterostructure. The influence of the 
deposition temperature of the Si,,Ge,,, layer on the sur- 
face microroughness of the Si/Sio.,Geo,,/Si heterostructure 
with the Si capping layer deposited at 500 “C is shown in 
Fig. 3. As can been seen in Fig. 3 (a), the surface roughness 
of the heterostructure with a Si0,3Ge0,7 layer deposited at 
500 “C becomes large and of the same order as the thick- 
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FIG. 4. Depth protiles of a SiiSi,,Gq,JSi heterostructure obtained by 
XPS measurements with Ar ion sputter etching, as-deposited, and after 
wet oxidation for 2 h at 76O’C and removal of the oxide. The hetero- 
structure growth condition is the same as that shown in Fig. 3(b). 
ness of the Sio,,GeeT layer, namely 7 nm. It is obvious that 
such layers do not satisfy the requirements for quantum- 
well devices. For Sio.,Geo., layer deposition at 450 “C, the 
surface microroughness disappears, as shown in Fig. 3 (b) . 
Comparing the surface morphology of such a Si/ 
SicsGec,,/Si heterostructure and a Si substrate just after 
cleaning or after deposition of the Si buffer layer, there was 
no visible difference within the detection limit of our STM 
(average microroughness < 0.4 nm). In the case of 
SiesGees and SiosGeo.z layer depositions, a similar flat sur- 
face to that above was obtained at 500 and 550 “C, respec- 
tively. It should be noted that no change of heterostructure 
surfaces with a Ge fraction around 0.7 or less could be 
detected after the capping layer deposition and annealing 
at a temperature of 550 “C or less, and wet oxidation for 1 
h at 700 “C! following the capping layer deposition. By 
STM, slips due to misfit dislocations were observed for the 
heterostructure with a 1 lo-nm-thick Sio.3Geo., layer, where 
the critical thickness was exceeded. For samples containing 
a 7-nm-thick Sio.sGec, layer, slips could not be noticed, as 
shown in Fig. 3 (b) . By electron diffraction measurements, 
Kikuchi lines were observed for all heterostructure samples 
under the present growth conditions. These results further 
demonstrate the high crystal quality. 
An example of depth profiles of these heterostructures, 
obtained by XPS measurements with Ar ion sputtering, is 
shown in Fig. 4. As shown in that figure, the obtained peak 
value of the Ge fraction is less than the real fraction of 0.7. 
By utilizing wet etching instead of sputtering, the obtained 
peak value of the Ge fraction was around 0.4, which was 
higher than that obtained by the sputter etching, but still 
lower than the real value probably because of wet etching 
nonuniformity. Since the surfaces and interfaces are con- 
sidered to be atomically flat, as described above, the lower 
peak of the Ge fraction shown in Fig. 4 may be caused by 
the knock-on effect” and/or etching nonuniformity due to 
the Ar ion sputtering, as well as by the analytical depth of 
the XPS due to the mean free path of the electrons in the 
range of the Si,i,Ge, layer thickness. Within such a de- 
tection limit of XPS, a degradation of the Ge distribution is 
not observed after wet oxidation for 2 h at 700 “C. 
Conclusively, Si/Si, -,Ge,/Si heterostructures with 
atomically flat surfaces and interfaces, as well as high Ge 
fraction, have been achieved using an ultraclean low- 
pressure CVD system. The surface roughness of the het- 
erostructure strongly depends on the deposition tempera- 
ture of Sit -xGe, and Si capping layers, as well as on the Ge 
fraction. For a Ge fraction around 0.2, atomically flat sur- 
faces and interfaces can be obtained by Sit-.Ge, and Si 
capping layer depositions at 550 “C. However, for higher 
Ge fractions, much lower deposition temperatures are suit- 
able, namely 450 “C! for a Sio.sGec, layer and 500 “C! for a 
Si0,sGee5 layer, with the Si capping layer deposition at 
temperatures of 550 “C or less. Nevertheless, the degrada- 
tion of the SieJGeeT layer with the capping layer was not 
observed even after wet oxidation at 700 “C. 
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